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Abstract—The goal of this paper is to analyze and compare
different possibilities for the specific design of the DC/DC Power
Distribution Module for Space Application. Two architectures
and, among them, four well known isolated (Half-Bridge, Push-
Pull, Forward with Active Clamp (FWAC) and Flyback with
Active Clamp (FLAC)) and nonisolated (Buck and Synchronous
Buck) DC/DC topologies are analyzed and compared in terms
of efficiency and size, meanwhile taking care of the cost, design
time, reliability and flexibility of the whole system. In order to
validate presented theoretical results, laboratory prototype for
FWAC topology for 28V, 1.75A converter is built and measured.
The prototype’s minimal 92.3% and maximal 93.2% efficiency
match pretty good with expected 92.9% and 94%, respectively.
I. INTRODUCTION
The insertion of power electronics in aerospace technologies
is widespread. Solar panels are the primary power source on
board of a satellite. When the panels are exposed to the sun
they provide power to the load and to charge the on board
batteries that are discharged when the satellite is in eclipse.
Therefore the satelite main bus is a DC voltage source (Power
Bus), which provide few kW of power (down to 100 W for
a mini satellite up to 10 kW for a large telecommunication
platform). Besides high power electronic unit (for Radar,
Electrical Propulsion. . . ) the satellite is plenty of low power
multi-output DC/DC converters, which receives the Power Bus
and provide a number of different output voltages from 2.2V
up to few kV (for scientific instrument devoted to the universe
exploration).
Moreover on board of a satellite, DC/DC converters are
used to provide power to a number of different loads: digital,
analogue, RF with very low noise requirement, scientific
instruments and so on.
DC/DC converter building blocks should be designed, not
only to improve electrical and manufacturing performances
but also to adapt to the different electrical requirements and
to mechanically fit in different unit with small non recurring
cost.
The above overview leads to the conclusions that flexibility
and reliability of the design of DC/DC converters for space
application are mandatory.
The goal of this paper is to analyze and compare different
possibilities for the design of the DC/DC Power Distribution
Module for space application that is supplied from the Main
Bus which can operate in the two voltage ranges:
• Range 1 - VIN = [45V, 55V]
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Fig. 1: Power Distribution Module.
• Range 2 - VIN = [19V, 38V]
and needs to provide four different outputs:
• 28V, 1.75A
• 5V, 7A
• ±15V, 250mA
galvanicaly isolated from the Main Bus. The outputs are not
necessary to be galvanicaly isolated between each other. The
block diagram of the Power Distribution Module is presented
in Figure 1.
In order to cover the both specified operating voltage ranges
of the Main Bus (Figure 1), two possible approaches are
analyzed and compared:
1) The design of the system that operates in the wide input
voltage range VIN = [19V, 60V] that would cover the
both operating voltage ranges of the Main Bus
2) The two designs of the system (with minimal differences
between each other) that operates in two different input
voltage ranges - VIN = [19V, 38V] and VIN = [45V,
55V], which correspond to the operating voltage ranges
of the Main Bus.
These two approaches are applied, analyzed and compared to
all the architectures and topologies that are proposed in the
following sections.
II. ANALYZED ARCHITECTURES
The Architecture A is presented in Figure 2. Its advantages
are:
• Two converters (Converter 2 and Converter 3) operate in
narrow input voltage range, due to the fact that they are
supplied from the controlled output of the Converter 1.
This can significantly improve efficiency of the system
and decrease the design effort for the control, EMI filter
and protection circuits. Thus the design time and the total
cost of the system could be decreased
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Fig. 2: Architecture A.
• The Converter 2 is without need for galvanic isolation
and thus a simple DC/DC topology can be used for this
purpose. This could improve efficiency, cost, weight and
reliability of the system
and disadvantages:
• The Converter 1 handles full output power of the system,
so the size and the weight of this converter can be sig-
nificantly increased, which can compensate the reduction
in the size and the weight of the Converter 2
• Flexibility of the system is reduced because failure of
the Converter 1 would cause failure of the whole system,
even if the two other converters function properly.
The Architecture B is presented in Figure 3. Its advantages
are:
• All the converters are low power which can decrease the
size and the weight of the system
• Design time, effort and cost of the system can be signif-
icantly improved by adjusting the full design for the one
of the converters to the other ones
• Flexibility of the system is increased compared to the
Architecture A, because the proper function of each of
the converters does not depend on the proper function of
any other of them
and disadvantages:
• All the converters operate in the wide input voltage range,
which can increase the design efforts for the control, EMI
filter, protection circuits that can increase the total cost
of the system
• All the converters need to be galvanicaly isolated, which
impacts the number of the magnetic components, com-
plexity, cost and size of the system.
III. ANALYZED TOPOLOGIES
Very well known, examined and described in many books
and papers ( [1] - [5]), galvanicaly isolated topologies:
• Half-Bridge
• Push-Pull
• Forward with Active Clamp (FWAC)
• Flyback with Active Clamp (FLAC)
are considered as possible choices for the Converter 1 of the
Architecture A (Figure 2) and the Converters 1 and 2 of the
Architecture B (Figure 3).
In order to improve efficiency of the system, but without
increasing complexity of the driving circuitry nor adding any
auxiliary windings to the transformers, possibility of use of
self-driven synchronous rectification in the secondary side is
also analyzed. As it is already known, FWAC is the only
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Fig. 3: Architecture B.
TABLE I: Turns Ratios of the HBCC and FWAC topologies presented
in order to check the possibility of use of the self-driven synchronous
rectification.
HBCC FWAC
VOUT = 28V 3.5 2.5
VOUT = 5V 0.6 0.4
TABLE II: Half-Bridge with Complementary Control - Self-Driven
Synchronous Rectification.
HBCC
vGS1min vGS1max vGS2min vGS2maxVOUT Range
28 V Wide 30.2 V 40.1 V 92.9 V 390 VShort 31.8 V 40.1 V 92.9 V 234.1 V
5 V Wide 5.4 V 7.4 V 15.4 V 66.6 VShort 5.7 V 7.4 V 15.4 V 39.9 V
TABLE III: Forward with Active Clamp - Self-Driven Synchronous
Rectification.
FWAC
vGS1min vGS1max vGS2min vGS2maxVOUT Range
28 V Wide 47.5 V 150 V 34.4 V 68.2 VShort 47.5 V 95 V 39.7 V 68.2 V
5 V Wide 7.6 V 24 V 6.3 V 14.6 VShort 7.6 V 15.2 V 7.5 V 14.6 V
of the topologies mentioned above that allows the use of
this approach. Half-Bridge topology, driven in Complementary
Control Mode, HBCC [7], also makes this approach possible.
Introducing Complementary Control Mode in Half-Bridge
topology also reveals the possibility of obtaining ZVS in
primary side switches.
A proper self-driven synchronous rectification at the sec-
ondary side would be obtained if vGS voltages are in the range
[10V, 15V], in order to keep the MOSFET in the ON-state
continuously and with the lowest possible RDSon and to be
bellow the breakdown vGS with applied deratings (75%).
The results of vGS calculations are presented in Tables II
and III, considering the turns ratios listed in Table I. According
to these results and aforementioned constraints, self-driven
synchronous rectification is impossible to be achieved in any
of the cases.
Buck and Synchronous Buck are very well known topolo-
gies that are considered as possible solutions for the Converter
2 in the Architecture A (Figure 2).
Flyback with two outputs, as a simplest implementation of
multioutput power supply, low power converter, is considered
directly, without any comparison with any other topology, as
a most appropriate choice for the Converter 3 in both of the
Fig. 4: Architecture A, Converter 1 (VOUT = 28V, IOUT = 1.75A),
VIN = [19V, 60V] - Semiconductor Losses Comparison.
TABLE IV: The Choice of the Topologies for the Architectures
Comparison.
Conv. 1 Conv. 2
VIN [V] [19, 60] [19, 38] [19, 60] [19, 38]
Arch. A FWAC FWAC Sync. Buck Sync. Buck
Arch. B FWAC FWAC FWAC FWAC/Push-Pull
Architectures. So the comparison of the Architectures will
include only comparison of designs of the Converter 1 and
the Converter 2. Results of the comparison in terms of losses
and size are presented in the following section.
IV. RESULTS OF THE COMPARISON
Comparison of the topologies, in terms of semiconductor
losses is done for the Converter 1 and the Converter 2 in both
architectures and both analyzed input voltage ranges. Applied
semiconductor losses model is presented in details in [8], and
final equations are listed below:
• MOSFET Conduction Losses:
PCM = RDSonI
2
Drms
, where RDSon and IDrms are
MOSFET’s on-resistance and RMS value of drain current,
respectively.
• Diode Conduction Losses:
PCD = uD0IFav +RDI
2
Frms
, where uD0, RD, IFav and
IFrms are diode’s on-state zero-current voltage, on-state
resistance, average and RMS values of forward current,
respectively.
• MOSFET Switching Losses:
PSWM = (EonM + EoffM ) fsw, where
EonM = VDSIDon
tri + tfu
2
+QrrVDS and
EoffM = VDSIDoff
tru + tfi
2
are MOSFET’s turn-
on and turn-off energy losses, respectively. VDS is drain
to source voltage in the moment of starting/ending
switching (turning-on/off) transient, IDon is drain current
at the end of turn-on transient, tri is rise time of drain
current, tfu is fall time of drain to source voltage,
IDoff is drain current in the moment of starting turn-off
transient, tfi is fall time of drain current, tru is rise
time of drain to source voltage, Qrr is reverse recovery
charge of MOSFET’s antiparallel diode and fsw is
switching frequency.
Fig. 5: Comparison of the Architectures - Semiconductor Losses.
• Diode Switching Losses:
PSWD = (EonD + EoffD ) fsw ≈ EoffDfsw, where
EoffD = 0.25QrrVDrr are diode’s reverse recovery
losses. Qrr and VDrr are diode’s reverse recovery charge
and voltage during the turn-off transient, respectively. fsw
is switching frequency. Diode’s turn-on losses, EonD , are
neglected (soft switching-on of diode).
The comparison is given in details in [10] and its example
for the Converter 1 of the Architecture A in wide input voltage
range is shown in Figure 4. According to the results of this
analysis it is decided to compare the architectures considering
the choice of the most efficient topologies that is shown in
Table IV. Results of the comparison are displayed in Figure
5. The designs’ losses for the VIN = [19V, 60V] range
differs from 5W up to 8W in favour of the Architecture B.
The designs’ losses for the VIN = [19V, 38V] range differs
from 4W up to 5.5W in favour of the Architecture B with
FWAC topology as the Converter 2 and from 4.5W up to
5.5W in favour of the Architecture B with Push-Pull topology
as the Converter 2. Difference in losses of 4W up to 5.5W for
such a low power DC/DC topologies (49W, 35W, 2X3.75W
outputs) can not be compensated by the additional analysis and
calculations of magnetic losses, neither by eventual difference
in losses for two-output Flyback topology which is considered
as the Converter 3 for both of the architectures. Beside
this, the Architecture B shows minor variation of the losses
in the whole input voltage range, for both VIN = [19V,
38V] and VIN = [19V, 60V]. According to these results,
the Architecture B is chosen as more appropriate one to be
analyzed further.
Further analysis considers magnetics design for the Con-
verter 1 (FWAC, Push-Pull and FLAC topologies) and the
Converter 2 (FWAC and Push-Pull topologies) of the Archi-
tecture B. Magnetics designs are provided using the PEmag
and PExprt software tools. AC resistances of the magnetics’
windings are obtained numerically (Finite Element Analysis -
FEA) by the PEmag 2-D modelling which takes into account
skin, gap and proximity effects. Magnetics’ winding losses are
calculated as:
PW = RDCI
2
DC +
n∑
k=1
RACkI
2
RMSk
,
where RDC is DC resistance, RACk is k-th harmonic’s AC
resistance, IDC is DC value of the current and IRMSk is k-th
current’s harmonic of the corresponding winding. Magnetics’
Fig. 6: Architecture B, Converter 1 (VOUT = 28V, IOUT = 1.75A),
VIN = [19V, 60V] - Total Losses (Semiconductor and Magnetic)
Comparison.
core losses are calculated by the Modified Steinmetz Equation
[9]:
P
[
W
m3
]
= kfα−1eq
(
∆B
2
)β
fsw,
where P is power density of core losses, ∆B is peak-peak
variation of flux density, k, α and β are Steinmetz coefficients
of the magnetic core material and feq is calculated as:
feq =
2
(pi∆B)
2
∫ T
0
(
dB
dt
)2
dt.
Total losses comparison of the selected topologies for the
Converter 1 of the Architecture B and the wide input voltage
range is shown in Figure 6. FWAC is the most efficient
topology in the whole VIN range. Push-Pull has from 1.25W
up to 1.5W (2.15% up to 2.54% less efficient) more losses
than FWAC. FLAC has from 0.25W up to 2.25W (0.44%
up to 3.76% less efficient) more losses than FWAC. FWAC
also has the most flat losses characteristic in the whole range,
losses varies from 3.4W up to 4W. Push-Pull losses varies
from 5W up to 5.6W, while FLAC has the biggest variation
of losses, from 4W up to 6.3W. FWAC and Push-Pull have the
same size of the transformer (RM8 core) and inductor (RM8/I
core), while FLAC least achievable size of the transformer is
RM12/I core.
Total losses comparison for the short input voltage range is
shown in Figure 7. FLAC topology has the highest maximum
point of total losses (4.5W) and the biggest variation of
the losses characteristic, from 3.2W up to 4.5W. Losses
characteristics of FWAC and Push-Pull topologies cross at
VIN = 26.5V. Bellow this point, Push-Pull is more efficient,
and over this point, where is the nominal operating point of the
converter for the short input voltage range, VIN = 28V, FWAC
is more efficient. This advantage is minor - at VIN = 28V
FWAC is 0.2% more efficient. Push-Pull topology has higher
maximum losses point, 4.1W at VIN = 38V, comparing to
3.75W at VIN = 19V for FWAC topology. Also, FWAC losses
characteristic is more flat - 3.2W up to 3.75W losses variation,
comparing to 3W up to 4.1W of Push-Pull. FWAC and Push-
Pull have the same transformer (RM8) and inductor (RM8/I)
size, while FLAC least achievable size of the transformer is
RM12/I core.
Total losses comparison of the selected topologies for the
Converter 2 of the Architecture B and the wide input voltage
Fig. 7: Architecture B, Converter 1 (VOUT = 28V, IOUT = 1.75A),
VIN = [19V, 38V] - Total Losses (Semiconductor and Magnetic)
Comparison.
range is shown in Figure 8. Losses difference of 0.5W in
favour of FWAC topology is almost constant in the whole
input voltage range. Variation of the losses characteristic for
FWAC topology is from 3.7W up to 4.2W and for Push-Pull
topology is from 4.15W up to 4.75W. Size of the magnetics
is the same, RM8 core transformers and RM8/I core inductors
for both topologies.
Total losses comparison for the short input voltage range is
shown in Figure 9. In most of the range, VIN = [19V, 36V],
Push-Pull topology is more efficient - up to 1W (2.38% of the
efficiency) less losses. In short part of the range, VIN = [36V,
38V], FWAC shows minor advantage, up to 0.1W (0.24% of
the efficiency) less losses. Size of the magnetics are the same
for both converters, RM8 core size transformer and RM8/I
core size inductor.
According to the previous analysis, FLAC topology is
discarded as a possible solution for several reasons:
• This topology shows the biggest peak value (6.3W in
wide and 4.5W in short VIN range) and has the biggest
variations of losses for the both analyzed input voltage
ranges.
• As it is documented in [10], it is comparable in terms
of efficiency with other two topologies only for the case
of the Converter 1 of the Architecture B and, like that
it is not considered in the comparison for the Converter
2. As it does not show any significant advantage over
FWAC and Push-Pull in case of the Converter 1, there is
no sense to design different topologies for the Converter
1 and Converter 2 and in that way to increase cost, design
time and complexity of the whole system.
• Last, but not the least is the practical constraint that size
of the RM cores bigger than RM10 was not available for
this particular purpose.
As it is already mentioned, for sake of simplicity, cost and
design time, it is desirable to have same topology for the
Converter 1 and 2. It is also clear that for both, Converter 1 and
2, for wide VIN range, FWAC shows the best results in terms
of efficiency, but there is no clear decision on the topology
for short VIN range. Thus the final conclusion depends also
on the selection of the operating VIN range, that is discussed
in Section I.
It would be interesting to analyze the influence of the
Fig. 8: Architecture B, Converter 2 (VOUT = 5V, IOUT = 7A),
VIN = [19V, 60V] - Total Losses (Semiconductor and Magnetic)
Comparison.
Fig. 9: Architecture B, Converter 2 (VOUT = 5V, IOUT = 7A),
VIN = [19V, 38V] - Total Losses (Semiconductor and Magnetic)
Comparison.
specific design for short VIN range on the efficiency of
FWAC topology, as obviously most efficient one in the wide
VIN range (Figures 6 and 8). Results of this comparison
are displayed in Figures 10 and 11. One can notice that the
design for short VIN range has constantly 0.6W advantage
for the Converter 1 and up to 0.3W less losses (0.68% more
efficiency) for the Converter 2. These advantages can be
considered as minor in comparison of having a single design
for wide VIN range that can cover both specified operating
ranges of the Main Bus (Section I). However, as the dynamics
demands and security margins for Space Applications are very
severe and hard to fulfill, the wide VIN range can influence a
lot of troubles in the design of the EMI filter, control and
protection circuitry that are not taken into account in the
comparison. These difficulties and their impact on the final
design (efficiency, size, cost, design time) are described in
details in [11]. Thus the additional analysis of the system’s
dynamics is necessary for more clear view on this issue, which
is beyond the scope of this document and will be the subject
of the future work.
All the losses calculations, magnetics designs and compar-
ison are described in detail in [10] and done for the fixed
fs = 100kHz switching frequency.
V. EXPERIMENTAL RESULTS
In order to validate the methodology and theoretical results
of the comparison presented in the previous section, FWAC
prototype for the Converter 1 (VOUT = 28V) of the Architec-
ture B is built and measured. Power stage of FWAC topology
is presented in Figure 12. Fundamental characteristics of the
Fig. 10: FWAC, Architecture B, Converter 1 (VOUT = 28V, IOUT =
1.75A) - Total Losses (Semiconductor and Magnetic) Comparison
Between Operating VIN Ranges.
Fig. 11: FWAC, Architecture B, Converter 2 (VOUT = 5V, IOUT =
7A) - Total Losses (Semiconductor and Magnetic) Comparison Be-
tween Operating VIN Ranges.
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Fig. 12: Power Stage of FWAC Converter.
prototype’s design and selected components are sumarized in
Table V. It should be mentioned that because of the cost,
Rad-Hard (Radiation Hardened) semiconductor devices, that
are used in Space Applications, are replaced by the standard
industrial equivalent semiconductors that fit them best in terms
of losses. Main waveforms at VIN = 28V, IOUT = 1.75A,
that validate the proper function of the prototype, are shown
in Figure 13.
Theoretical and measured results for losses and efficiency
are provided in Figure 14. One can notice that the chosen
industrial equivalents show negligible difference in losses
comparing to the Rad-Hard devices, which means that the
experimental validation is fair. On the other hand, measured
losses are higher from 0.35W up to 0.5W than it was predicted,
which means that instead of the expecetd minimal 92.9% and
maximal 94% efficiency, the prototype reaches 92.3% and
93.2%, respectively. Comparing this deviation with the values
from the previous sections, it can be assumed that there is no
significant influence of it on the final conclusions that can be
based on the presented theoretical results.
Fig. 13: FWAC, Architecture B, Converter 1 (VOUT = 28V), VIN =
[19V, 38V] - Prototype Waveforms at VIN = 28V, IOUT = 1.75A
(iL, vDSMAIN , vDIODE(1−D) , vGSMAIN ).
TABLE V: FWAC, Architecture B, Converter 1 (VOUT = 28V),
VIN = [19V, 38V] - Design of the Prototype.
Semiconductors Rad-Hard Ind. Equiv.
Main MOSFET IRHYK57133CMSE IRFB23N15DPbF
Aux. MOSFET IRHYK57133CMSE IRFB23N15DPbF
DIODE D1 60LQ100 VS-60CTQ150PbF
DIODE D2 75LQ150 VS-60CTQ150PbF
Core Design Transformer Inductor
Manufacturer Epcos Ferroxcube
Core Size RM8 RM8/I
Core Material N97 3C95
Gap [mm] // 0.42
Lm [µH] 324.37 187.86
Windings Design Transformer InductorPrim. Sec.
Number of Turns 10 25 29
Wires in Parallel 4 2 3
Wire Size AWG26 AWG26 AWG26
Wire Diam. [mm] 0.4 0.4 0.4
Wire Length [mm] 273.18 682.95 792.22
DC Res. 15.35 mΩ 99.31 mΩ 66.56 mΩ
AC Res. (@fSW ) 37.45 mΩ 220 mΩ 380 mΩ
Fig. 14: FWAC, Architecture B, Converter 1 (VOUT = 28V), VIN =
[19V, 38V] - Comparison of the Calculations and the Prototype
Measurements at IOUT = 1.75A.
VI. CONCLUSIONS AND FUTURE WORK
The goal of this paper was to analyze and compare different
possibilities for the specific design of the DC/DC Power
Distribution Module for Space Application. Two operating
input voltage ranges, two architectures and, among them, sev-
eral well known isolated and nonisolated DC/DC topologies
are analyzed and compared in terms of efficiency and size,
meanwhile taking care of the cost, design time, reliability and
flexibility of the whole system.
According to the results of the comparison based only on
semiconductor losses, the Architecture B, that is consisted of
three low power converters connected directly to the Main Bus
(Figure 3), was the obvious selection for the further analysis.
These results were also considered as sufficient for discarding
some of the topologies, so magnetics are designed for FWAC,
FLAC and Push-Pull topologies for the purpose of further
examination. FWAC topology shows the best efficiency for the
design of both, the Converter 1 and 2, for wide VIN range.
Design of the FWAC topology for short VIN range shows
minor improvement in the efficiency (up to 0.68%), comparing
to the possibility of having the single design of the system that
can cover both operating voltage ranges of the Main Bus.
As there is no clear conclusion on the topology for the short
VIN range design, neither the conclusion on the operating
input voltage range, the additional analysis of the system’s
dynamics is considered as a subject of the future work in
order to have more clear view on these issues.
Laboratory prototype for FWAC topology for the Converter
1 (VOUT = 28V) of the Architecture B is built and measured
in order to validate the presented theoretical analysis. The
prototype’s minimal 92.3% and maximal 93.2% efficiency
match pretty good with expected 92.9% and 94%, respectively.
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